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Molybdenum disulfide (MoS2) field effect transistors (FET) were fabricated on atomically smooth
large-area single layers grown by chemical vapor deposition. The layer qualities and physical
properties were characterized using high-resolution Raman and photoluminescence spectroscopy,
scanning electron microscopy, and atomic force microscopy. Electronic performance of the FET
devices was measured using field effect mobility measurements as a function of temperature. The
back-gated devices had mobilities of 6.0 cm2/V s at 300K without a high-j dielectric overcoat and
increased to 16.1 cm2/V s with a high-j dielectric overcoat. In addition the devices show on/off
ratios ranging from 105 to 109.VC 2013 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4804546]
Over the past year, two-dimensional metal dichalcoge-
nides have emerged as promising semiconductor materials to
complement graphene-based electronics. Like graphene, these
materials have highly tunable properties based upon both
layer count and the choice of substrate/top gate materials.1–4
In particular, MoS2, which as a bulk material exhibits an indi-
rect bandgap of 1.29 eV and modest electron mobilities, has a
direct bandgap of 1.8 eV for a single molecular layer as well
as reported field-effect mobilities as high as 470 cm2/V s when
combined with appropriate substrates and/or overcoats.5,6
While the latter figure does not compare with the values that
can easily be obtained in graphene, MoS2, with its large layer
number-dependent bandgap, allows for the fabrication of tran-
sistors with on/off ratios exceeding 107.5 Furthermore, MoS2
also shows promise for use in logic circuits and optoelectronic
devices, and it is a promising material for use on flexible and
transparent substrates.7,8
The vast majority of recent reports on MoS2, like the
early literature on graphene, are based on samples prepared
by mechanical exfoliation.2 While there have been several
reports on monolayer MoS2 devices, many of these studies
utilize few-layer (2–5) MoS2, since its exfoliation typically
results in flakes with significantly greater thickness and
smaller size than what can be readily obtained for gra-
phene.9,10 In order to fabricate and measure reliable devices
properties, large area CVD grown MoS2 material with con-
trolled layer count and large grain size is required. Recently,
several researchers have reported direct growth of MoS2
films on SiO2 surfaces using sulfur powder and a thin molyb-
denum or molybdenum oxide seed layer or remote solid
source, and more recent reports have demonstrated complete
coverage of areas as large as several square centimeters.11–14
In the current work we utilized CVD-grown single-layer
films with incomplete coverage to fabricate MoS2 FET devi-
ces and measured their electronics properties as a function of
temperature as well as investigate the effect of adding a
top atomic layer deposition (ALD) dielectric on device
mobility.
Monolayer MoS2 films confirmed by cross-sectional
transmission electron microscopy (X-TEM) were grown
directly on a 285 nm SiO2/Si substrate using the procedure
described in detail by Najmaei et al.13 In brief, high aspect ra-
tio MoO3 nanoribbons grown using a hydrothermal process
were dispersed onto an auxiliary silicon substrate and placed
inside a tube furnace with the growth substrates surrounding
it. Sulfur powder, placed upstream near the opening of the
furnace at an approximate temperature of 600 C, was subli-
mated for use as the sulfur vapor source. The furnace was
heated to a peak temperature of 850 C under a constant flow
of nitrogen and was held at this set point for 10-15min and
then cooled to room temperature. This processe resulted in
incomplete growths of 136 2.5lm single crystal triangles.
Electron-beam lithography (EBL) was used to fabricate vari-
able channel length FETs and hall bar structures directly onto
single layer material avoiding grain boundaries and other
defects. A methyl methacrylate (MMA) and polymethyl
methacrylate (PMMA) bilayer resist process was used for all
steps. The MoS2 layer was patterned using a low-power
inductively coupled plasma reactive ion etch (ICP-RIE) in a
CH4/O2 plasma, and source and drain contacts were deposited
using e-beam evaporated Ti/Au (15/85 nm). In order to ana-
lyze any damage or variation in the MoS2 structural chemistry
during processing, high-resolution Raman and photolumines-
cence (PL) imaging was performed on the active device area
after each processing step. These measurements were per-
formed with a WITec Alpha 300RA system using the 532 nm
line of a frequency-doubled Nd:YAG laser as the excitation
source. The spectra were measured in the backscattering con-
figuration using a 100 objective and either a 600 or 1800
grooves/mm grating. The spot size of the laser was 342nm
resulting in an incident laser power density 140lW/lm2.
No time dependent shifting of the E2g and A1g modes was
produced during testing. Atomic force microscopy (AFM)
and field emission scanning electron microscopy (FE-SEM)
images were taken on pristine flakes that were not used for
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device fabrication15 to characterize the change in morphology
of the films as a result of processing, which will be the focus
of an independent, future study. All electrical measurements
were obtained with a Keithley 4200 parameter analyzer by
using the substrate as a universal back gate from 150K to
350K at a pressure of 2 106 Torr.16 After initial testing, a
15 nm Al2O3 layer was grown over the samples using ALD
performed at 170 C, and the electrical properties of the devi-
ces were re-measured showing the mobility enhancement due
to the reduction in Coulomb scattering caused by the high-j
dielectric.5,6
AFM and Raman images of a typical monolayer crystal
are shown in Figures 1(a) and 1(b). This data provides a
strong indication that the MoS2 films are monolayer with a
typical thickness of 0.9 nm and a separation of the in- and
out-of-plane modes of 26 cm1. While the film thickness we
measured by AFM is greater than the 0.6-0.7 nm value which
is typically quoted for exfoliated monolayer films, this value
is not sufficiently large to suggest bilayer material (1.3 nm
thick).5 Because the growth is performed directly on Si/SiO2
substrates, the thickness discrepancy is likely a result of
interfacial contamination. In addition, PL measurements
were taken on the MoS2 films (not shown) and were found to
provide significant edge-enhanced PL similar to CVD tung-
sten disulfide (WS2) films.
17,18 A strong quenching of the PL
intensity in bilayer regions, which would be expected due to
the direct to indirect bandgap transition, was also observed.1
Backscatter electron images of an additional crystal are
shown in Figure 1(c); the presence of a secondary, dendritic-
like growth as well as sub-10 nm triangles with no apparent
preferred orientation can be observed from these images.
These have not yet been identified as residual MoO3 or
bilayer growth regions on the crystal but are the likely reason
for the high AFM step height measurement.
Several devices with varying length (L) and width (W)
ratios were fabricated. The ID-VGS and ID-VDS characteris-
tics of a MoS2 transistor with an L/W of 400/1000 nm are
shown in Figure 2 as a function of temperature at a 1V drain
bias before and after the deposition of an Al2O3 overcoat. It
is important to note that the typical contact resistance, which
was extracted using the transmission line method for these
devices was 8Xmm at 300K. This is an extremely high
value and thus has a significant negative impact on the ulti-
mate performance of these FETs. Recent work has shown
that using low work function metals such as Scandium (Sc)
in place of Ti/Au can significantly reduce the contact resist-
ance to much more reasonable values on the order of
0.5-1Xmm.19 In fact, this study claims that despite the linear
I-V curves produced in few-layer MoS2, there still remains a
significant Schottky barrier height at the metal-semiconductor
junction at low VDS when utilizing titanium as the source and
drain contacts.19 This is likely a greater issue in single layer
CVD material since the contamination at the interface as well
as the large bandgap relative to bi- and few-layer material
will tend to increase the barrier height.
The field-effect mobility for these devices was extracted
using the following equation:
l ¼ dIDS
dVBG
 L
WCgVDS
; (1)
where Cg is the gate capacitance per unit area, L is the chan-
nel length, W is the channel width, VDS is the source-drain
voltage, and dIDSdVBG is the slope of the IDS-VGS characteristics
taken in the linear region. All mobility values were calcu-
lated at a VDS of 0.5V, and the mobility as a function of tem-
perature is shown in Figure 3. At room temperature without
a high-j top dielectric we were able to measure a field effect
mobility of 6.0 cm2/V s, which is very comparable to previ-
ously reported values which typically fall within the
0.5-8.0 cm2/V s range. Both before and after deposition of
the Al2O3 layer, the devices show increasing in mobility
with increasing temperature. In studies on few-layer MoS2,
the mobility has been found to increase with decreasing tem-
perature from 300K to 30K which has been attributed to
the enhanced scattering of electrons by optical phonons at
high temperatures.20,21 At temperatures below 30K in few
layer exfoliated materials, the decreasing mobility with
decreasing temperature has been described by suggesting the
presence of trap states, which act as an impurity band.20
However, mixed results showing both increasing and
decreasing mobility with temperature have been published in
the literature for single-layer, back-gated MoS2 FETs pre-
pared with exfoliated material.21
Initial studies, as a result of improper dual gating,
heavily overestimated the effect of adding top high-j ALD
dielectrics (such as HfO2 and Al2O3 to MoS2) to provide
more than a 100 times increase in the field effect mobil-
ity.22 For this work, in back-gated devices the Al2O3 layer
was found to increase the field-effect mobility by an aver-
age of 3.26 0.4 times at 300K for all of the devices meas-
ured in this study. This value is very similar to the degree of
improvement in mobility values reported for few layer (10 nm
thick) exfoliated materials with low resistance Sc contacts and
suggests that the addition of the top dielectric does in fact
reduce scattering on the MoS2 surface and is not a bulk effect.
In addition, it provides evidence to rule out reduction in con-
tact resistance as a result of the high-j dielectric resulting in
FIG. 1. AFM image (a), high resolution
Raman map of the out plane mode in-
tensity (b), and a backscatter FE-SEM
image (c) of a typical MoS2 crystal.
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an indirectly improved mobility.19 We observed that while our
devices were intrinsically n-doped as a result of processing
(a negative bias voltage required to reach complete channel
pinch-off), the temperature dependence of the threshold
voltage was significantly reduced after the Al2O3 growth.
Additionally, the on/off ratio was reduced from 109 to 107
suggesting that the doping mechanism in the MoS2 is related
to optical phonon scattering.20
In conclusion, back-gated, n-channel MOSFETs were
fabricated on individual CVD-grown single-layer MoS2 crys-
tals. The electrical properties of the devices were measured
both before and after the deposition of a 15 nm ALD Al2O3
overcoat, which was shown to significantly improve the
channels on-state conductance and increase the back-gated
mobility by a factor of 3 at room temperature, despite the
large contact resistance measured for these devices. While
measurements indicate a significantly lower FET mobility
using strictly a back-gate compared to dual-gated FET devi-
ces, we obtained similar performance to devices fabricated
from exfoliated material with the addition of a high-j coat-
ing enhancing the performance of CVD-grown MoS2.
FIG. 3. Field effect mobility measured for the same L/W¼ 800 nm/1000 nm
at VDS¼ 0.5V before and after the deposition of a 15 nm ALD Al2O3 over-
coat; the inset shows an optical micrograph of our finished device.
FIG. 2. IDS-VGS characteristics taken at VDS¼ 1V for various temperatures (a), (c) and IDS-VDS characteristics at 300K (b), (d) for the same L/W¼ 400 nm/
1000 nm transistor before (a), (b) and after (c), (d) the deposition of a 15 nm ALD Al2O3 overcoat.
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